EAST Search History

Ref #	Hits	Search Query	DBs	Default Operator	Plurals	Time Stamp
L1	507	365/52.ccls.	US-PGPUB; USPAT; USOCR; EPO; JPO	OR	ON	2006/12/12 17:05
L2	1243	711/5.ccls.	US-PGPUB; USPAT; USOCR; EPO; JPO	OR	ON	2006/12/12 17:05
L3	27	park-myun-joo.in.	US-PGPUB; USPAT; USOCR; EPO; JPO	OR	ON	2006/12/12 17:05
L4	57	so-byung-se.in.	US-PGPUB; USPAT; USOCR; EPO; JPO	OR	ON	2006/12/12 17:06
L5	41	lee-jae-jun.in.	US-PGPUB; USPAT; USOCR; EPO; JPO	OR	ÓN	2006/12/12 17:06

Day : Tuesday Date: 12/12/2006

Time: 17:03:30

PALM INTRANET

Inventor Name Search Result

Your Search was:

Last Name = PARK

First Name = MYUN-JOO

Application#	Patent#	Status	Date Filed	Title	Inventor Name		
09777446	6772262	150	02/06/2001	MEMORY MODULE WITH IMPROVED DATA BUS PERFORMANCE	PARK, MYUN-JOO		
09777547	6414904	150	02/06/2001	TWO CHANNEL MEMORY SYSTEM HAVING SHARED CONTROL AND ADDRESS BUS AND MEMORY MODULES USED THEREFOR	PARK, MYUN-JOO		
09851277	Not Issued	71	05/08/2001	Memory interface systems that couple a memory to a memory controller and are responsive to a terminal voltage that is independent of supply voltages for the memory and the memory controller	PARK, MYUN-JOO		
<u>09858401</u>	6480409	150	05/16/2001	MEMORY MODULES HAVING INTEGRAL TERMINATING RESISTORS AND COMPUTER SYSTEM BOARDS FOR USE WITH SAME	PARK, MYUN-JOO		
10200731	6870742	150	07/22/2002	SYSTEM BOARD	PARK, MYUN-JOO		
10353924	6828819	150	01/30/2003	HIGH-SPEED MEMORY SYSTEM	PARK, MYUN-JOO		
10424923	Not Issued	41	04/29/2003	Semiconductor memory device with data bus scheme for reducing high frequency noise	PARK, MYUN-JOO		
10629866	Not Issued	41	07/30/2003	Memory system having memory modules with different memory device loads	PARK, MYUN-JOO		
10644735	Not Issued	61	08/21/2003	Semiconductor memory system having multiple system data buses	PARK, MYUN-JOO		

10883488 6990543 150 07/01/2004 MEMORY MODULE WITH IMPROVED DATA BUS PERFORMANCE	PARK, MYUN-JOO
--	----------------

Inventor Search Completed: No Records to Display.

Last Name First Name Search Another: Inventor myun-joo

To go back use Back button on your browser toolbar.



PALM INTRANET

Day : Tuesday Date: 12/12/2006

Time: 17:03:46

Inventor Name Search Result

Your Search was:

Last Name = SO

First Name = BYUNG-SE

Application#	Patent#	Status	Date Filed	Title	Inventor Name			
08773787	5856982	150	12/24/1996	HIGH-SPEED DISTURB TESTING METHOD AND WORD LINE DECODER IN SEMICONDUCTOR MEMORY DEVICE	SO, BYUNG-SE			
09426609	6714595	150	10/26/1999	SIGNAL TRANSMISSION CIRCUITS THAT USE MULTIPLE INPUT SIGNALS TO GENERATE A RESPECTIVE TRANSMIT SIGNAL AND METHODS OF OPERATING THE SAME	SO, BYUNG-SE			
09454339	6587976	150	12/03/1999	SEMICONDUCTOR DEVICE TESTER FOR MEASURING SKEW BETWEEN OUTPUT PINS OF A SEMICONDUCTOR DEVICE	SO, BYUNG-SE			
09540988	6252805	150	03/31/2000	Semiconductor memory device including programmable output pin determining unit and method of reading the same during test mode	SO, BYUNG-SE			
<u>09612610</u>	6382986	150	07/08/2000	Socket for mounting memory module boards on a printed circuit board	SO, BYUNG-SE			
09688297	6632705	150	10/13/2000	MEMORY MODULES AND PACKAGES USING DIFFERENT ORIENTATIONS AND TERMINAL ASSIGNMENTS	SO, BYUNG-SE			
09777446	6772262	150		MEMORY MODULE WITH IMPROVED DATA BUS PERFORMANCE	SO, BYUNG-SE			
09777547	6414904	150	02/06/2001	TWO CHANNEL MEMORY	SO, BYUNG-SE			
<i>j</i> i !	i I		j l	<u> </u>	ı l			

				SYSTEM HAVING SHARED CONTROL AND ADDRESS BUS AND MEMORY MODULES USED THEREFOR	
09851277	Not Issued	71	05/08/2001	Memory interface systems that couple a memory to a memory controller and are responsive to a terminal voltage that is independent of supply voltages for the memory and the memory controller	SO, BYUNG-SE
09858401	6480409	150	05/16/2001	MEMORY MODULES HAVING INTEGRAL TERMINATING RESISTORS AND COMPUTER SYSTEM BOARDS FOR USE WITH SAME	SO, BYUNG-SE
10043047	Not Issued	41	01/09/2002	Memory system having stub bus configuration	SO, BYUNG-SE
10074309	6754112	150	02/11/2002	INTEGRATED CIRCUIT DEVICES HAVING DELAY CIRCUITS FOR CONTROLLING SETUP/DELAY TIMES OF DATA SIGNALS THAT ARE PROVIDED TO MEMORY DEVICES AND METHODS OF OPERATING SAME	SO, BYUNG-SE
10094448	6944737	150	03/08/2002	MEMORY MODULES AND METHODS HAVING A BUFFER CLOCK THAT OPERATES AT DIFFERENT CLOCK FREQUENCIES ACCORDING TO THE OPERATING MODE	SO, BYUNG-SE
10200731	6870742	150	07/22/2002	SYSTEM BOARD	SO, BYUNG-SE
10353924	6828819	150	01/30/2003	HIGH-SPEED MEMORY SYSTEM	SO, BYUNG-SE
10629866	Not Issued	41	07/30/2003	Memory system having memory modules with different memory device loads	SO, BYUNG-SE
10644735	Not Issued	61	08/21/2003	Semiconductor memory system having multiple system data buses	SO, BYUNG-SE
10722159	7148563	150	11/26/2003	MULTI-CHIP PACKAGE FOR REDUCING PARASITIC LOAD OF PIN	SO, BYUNG-SE
10794680	7049849	150	03/05/2004	SIGNAL TRANSMISSION	SO, BYUNG-SE

				CIRCUITS THAT USE MULTIPLE INPUT SIGNALS TO GENERATE A RESPECTIVE TRANSMIT SIGNAL	
10795507	6836138	150	03/09/2004	MODULE HAVING TEST ARCHITECTURE FOR FACILITATING THE TESTING OF BALL GRID ARRAY PACKAGES, AND TEST METHOD USING THE SAME	SO, BYUNG-SE
10831702	Not Issued	61	04/23/2004	Memory module and method of testing the same	SO, BYUNG-SE
10833322	Not Issued	30	04/28/2004	Buffered memory module and method for testing same	SO, BYUNG-SE
10837610	Not Issued	41	05/04/2004	Memory system with improved signal integrity	SO, BYUNG-SE
10853353	7072201	150	05/26/2004	MEMORY MODULE	SO, BYUNG-SE
10883488	6990543	150	07/01/2004	MEMORY MODULE WITH IMPROVED DATA BUS PERFORMANCE	SO, BYUNG-SE
10900140	Not Issued	30	07/28/2004	Memory module test system	SO, BYUNG-SE
10913359	Not Issued	30	08/09/2004	Data transmission system and method	SO, BYUNG-SE
10975810	Not Issued	30	10/27/2004	Memory module with registers	SO, BYUNG-SE
10988390	Not Issued	61	11/12/2004	Mounting structure in integrated circuit module	SO, BYUNG-SE
10997406	Not Issued	93	11/24/2004	MEMORY MODULE SYSTEM WITH EFFICIENT CONTROL OF ON-DIE TERMINATION	SO, BYUNG-SE
11029008	Not Issued	41	01/05/2005	Memory module, memory unit, and hub with non-periodic clock and methods of using the same	SO, BYUNG-SE
11064671	7106613	150	02/24/2005	MEMORY MODULE AND A METHOD OF ARRANGING A SIGNAL LINE OF THE SAME	SO, BYUNG-SE
11102181	Not Issued	30	04/08/2005	Memory module with memory devices of different capacity	SO, BYUNG-SE
11118377	Not Issued	30	05/02/2005	Method of testing a memory module and hub of the memory module	SO, BYUNG-SE
11177736	Not Issued	41	07/08/2005	Stacked board-on-chip package having mirroring structure and	SO, BYUNG-SE

				dual inline memory module on which the stacked board-on-chip packages are mounted	
11181059	Not Issued	30	07/13/2005	Error detecting memory module and method	SO, BYUNG-SE
11227225	Not Issued	30	09/16/2005	Method of testing memory module and memory module	SO, BYUNG-SE
11256580	Not Issued	25	10/21/2005	Determining operation mode for semiconductor memory device	SO, BYUNG-SE
11266428	Not Issued	30	11/04/2005	Memory module with stacked semiconductor devices	SO, BYUNG-SE
<u>11459887</u>	Not Issued	20		CIRCUIT BOARD AND METHOD FOR MANUFACTURING THE SAME	SO, BYUNG-SE
11490984	Not Issued	30	07/21/2006	Apparatus and method for testing circuit characteristics by using eye mask	SO, BYUNG-SE
11589192	Not Issued	25	10/30/2006	Multi-chip package for reducing parasitic load of pin	SO, BYUNG-SE
60267908	Not Issued	159	02/09/2001	Memory system having stub bus configuration	SO, BYUNG-SE
60579657	Not Issued	159	06/16/2004	Method of testing memory module in transparent mode and hub of memory module of testing the same	SO, BYUNG-SE
10455434	Not Issued	83	06/06/2003	Method of and apparatus for inputting character using pointing device	SOH, BYUNG- SEOK
10540925	Not Issued	25	05/12/2006	Method for configuring 3d input device, method for reconfiguring 3d input device, method for recognizing wearing of the 3d input device, and the apparatus thereof	SOH, BYUNG- SEOK
10735906	Not Issued	61	12/16/2003	Apparatus and method for detecting finger-motion	SOH, BYUNG- SEOK
11043423	Not Issued	30	01/27/2005	Method of adjusting pointing position during click operation and 3D input device using the same	SOH, BYUNG- SEOK
11183171	Not Issued	25	07/18/2005	Apparatus and method for providing haptics of image	SOH, BYUNG- SEOK
11285191	Not Issued	20	11/23/2005	Key input apparatus using magnetic force, operating method thereof, and computer-readable	SOH, BYUNG- SEOK

		recording medium storing computer programs for performing the method	
Search and Display More Re	ecords.		
Search Another: Inventor	Last Name	First Name	
Search Another: Inventor	so	byung-se	Search

To go back use Back button on your browser toolbar.



PALM INTRANET

Day : Tuesday Date: 12/12/2006

Time: 17:03:58

Inventor Name Search Result

Your Search was:

Last Name = SO

First Name = BYUNG-SE

Application#	Patent#	Status	Date Filed	Title	Inventor Name
11434276	Not Issued	20	05/16/2006	Input device and method for protecting input information from exposure	SOH, BYUNG-SEOK
11452388	Not Issued	25		Method and apparatus for efficiently providing tactile information	SOH, BYUNG-SEOK
11483772	Not Issued	25	07/11/2006	Method and apparatus for providing information during a call and a mobile device including the same	SOH, BYUNG-SEOK
11485342	Not Issued	25	07/13/2006	Mobile apparatus for providing user interface and method and medium for executing functions using the user interface	SOH, BYUNG-SEOK
11509611	Not Issued	25	08/25/2006	User interface system and method	SOH, BYUNG-SEOK
11588219	Not Issued	25	10/27/2006	Haptic button and haptic device using the same	SOH, BYUNG-SEOK
11589881	Not Issued	20	10/31/2006	Method of inputting function into portable terminal and button input apparatus of portable terminal using the same	SOH, BYUNG-SEOK
11590742	Not Issued	20	11/01/2006	Input device supporting various input modes and apparatus using the same	SOH, BYUNG-SEOK
11590828	Not Issued	19	01/01/0001	Device having display buttons and display method and medium for the device	SOH, BYUNG-SEOK
08965570	Not Issued	161	11/06/1997	SENSE AMPLIFIER HAVING SELF-ADJUSTING PULL-UP CIRCUIT	SOHN, BYUNG-SEH

Inventor Search Completed: No Records to Display.

Search Another: Inventor	Last Name	First Name	
Search Another. Inventor		byung-se	Search

To go back use Back button on your browser toolbar.

Day: Tuesday Date: 12/12/2006

Time: 17:04:12

PALM INTRANET

Inventor Name Search Result

Your Search was:

Last Name = LEE

First Name = JAE-JUN

Application#	Patent#	Status	Date Filed	Title	Inventor Name			
09226130	6333762	150	01/07/1999	METHOD FOR MAKING LOOK- UP TABLES FOR VIDEO FORMAT CONVERTER USING THE LOOK-UP TABLES	LEE, JAE-JUN			
09790632	6607867	150	02/23/2001	ORGANOMETAL- CONTAINING NORBORNENE MONOMER, PHOTORESIST CONTAINING ITS POLYMER, MANUFACTURING METHOD THEREOF, AND METHOD OF FORMING PHOTORESIST PATTERNS	LEE, JAE-JUN			
10200731	6870742	150	07/22/2002	SYSTEM BOARD	LEE, JAE-JUN			
10424923	Not Issued	41	04/29/2003	Semiconductor memory device with data bus scheme for reducing high frequency noise	LEE, JAE-JUN			
10629866	Not Issued	41	07/30/2003	Memory system having memory modules with different memory device loads	LEE, JAE-JUN			
10644735	Not Issued	61	08/21/2003	Semiconductor memory system having multiple system data buses	LEE, JAE-JUN			
10784806	6936402	150	02/24/2004	NOVEL MONOMERS CONTAINING AN OXEPAN-2- ONE GROUP, PHOTORESIST COMPOSITIONS COMPRISING POLYMERS PREPARED FROM THE MONOMERS, METHODS FOR PREPARING THE COMPOSITIONS, AND METHODS FOR FORMING PHOTORESIST PATTERNS USING THE COMPOSITIONS	LEE, JAE-JUN			
10833322	Not	30	04/28/2004	Buffered memory module and	LEE, JAE-JUN			

	Issued			method for testing same	
10837610	Not Issued	41	05/04/2004	Memory system with improved signal integrity	LEE, JAE-JUN
10853353	7072201	150	05/26/2004	MEMORY MODULE	LEE, JAE-JUN
10913359	Not Issued	30	08/09/2004	Data transmission system and method	LEE, JAE-JUN
<u>10997406</u>	Not Issued	93	11/24/2004	MEMORY MODULE SYSTEM WITH EFFICIENT CONTROL OF ON-DIE TERMINATION	LEE, JAE-JUN
11064671	7106613	150	02/24/2005	MEMORY MODULE AND A METHOD OF ARRANGING A SIGNAL LINE OF THE SAME	LEE, JAE-JUN
11221301	Not Issued	30	09/06/2005	Method for providing mobile service using code-pattern	LEE, JAE-JUN
11247846	Not Issued	30	10/11/2005	Impedance adjustment circuits and methods using replicas of variable impedance circuits	LEE, JAE-JUN
11321599	Not Issued	30	12/29/2005	Delay locked loop circuit for a synchronous semiconductor memory device and a method of generating information about a load connected to a data pin of a synchronous semiconductor memory device	LEE, JAE-JUN
11357500	Not- Issued	30		Memory module and signal line arrangement method thereof	LEE, JAE-JUN
11368654	Not Issued	25	03/06/2006	Memory module having a matching capacitor and memory system having the same	LEE, JAE-JUN
11377665	Not Issued	25	03/17/2006	Memory system including on-die termination unit having inductor	LEE, JAE-JUN
11459887	Not Issued	20	07/25/2006	CIRCUIT BOARD AND METHOD FOR MANUFACTURING THE SAME	LEE, JAE-JUN
11543468	Not Issued	19	10/04/2006	Polymer electrolyte membrane and fuel cell including the polymer electrolyte membrane	LEE, JAE-JUN
11546005	Not Issued	19	10/10/2006	Oligomer solid acid and polymer electrolyte membrane including the same	LEE, JAE-JUN
<u>11546006</u>	Not Issued	19	10/10/2006	Polymer electrolyte membrane, method of manufacturing the same and fuel cell using the polymer	LEE, JAE-JUN

			electrolyte membrane	
11546020	Not Issued	19	Dendrimer solid acid and polymer electrolyte membrane including the same	LEE, JAE-JUN
11546779	Not Issued	25	Ion-conducting crosslinked copolymer and fuel cell comprising the same	LEE, JAE-JUN
11580733	Not Issued	25	Solid acid, polymer electrolyte membrane including the same, and fuel cell using the polymer electrolyte membrane	LEE, JAE-JUN
10575031	Not Issued	20	Electro-static chuck with non- sintered aln and a method of preparing the same	LEE, JAE-JUNG

Inventor Search Completed: No Records to Display.

	Last Name	First Name	
Search Another: Inventor	lee	jae-jun	Search

To go back use Back button on your browser toolbar.